

# Specification for Approval

**PART NUMBER: PMO19301**

<b>CUSTOMER</b>
<b>APPROVED BY</b>
<b>DATE:</b>

<b>Pacer International Ltd.</b>

## REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	INITIAL RELEASE	2007. 12. 19	
X02	<ul style="list-style-type: none"><li>■ Modify typical luminance (80cd/m<sup>2</sup>→100cd/m<sup>2</sup>)</li><li>■ Add the operating conditions for different luminance</li><li>■ Add the panel electrical specifications</li><li>■ Modify power off sequence</li></ul>	2008. 01. 03	Page 6, 7, 8 & 13
X03	<ul style="list-style-type: none"><li>■ Add the information of module weight</li><li>■ Modify lifetime specification</li></ul>	2008. 03. 05	Page 5 & 6
A01	<ul style="list-style-type: none"><li>■ Transfer from X version</li><li>■ Modify the contrast setting for different luminance</li><li>■ Add the packing specification</li></ul>	2008. 04. 11	Page 6, 8 & 17
A02	<ul style="list-style-type: none"><li>■ Modify single tape dimension</li></ul>	2010. 04. 16	Page 16

## CONTENTS

ITEM	PAGE
<b><u>1. SCOPE</u></b>	4
<b><u>2. WARRANTY</u></b>	4
<b><u>3. FEATURES</u></b>	4
<b><u>4. MECHANICAL DATA</u></b>	5
<b><u>5. MAXIMUM RATINGS</u></b>	6
<b><u>6. ELECTRICAL CHARACTERISTICS</u></b>	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
<b><u>7. INTERFACE</u></b>	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
<b><u>8. POWER ON / OFF SEQUENCE &amp; APPLICATION CIRCUIT</u></b>	13
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
<b><u>9. RELIABILITY TEST CONDITIONS</u></b>	15
<b><u>10. EXTERNAL DIMENSION</u></b>	16
<b><u>11. PACKING SPECIFICATION</u></b>	17
<b><u>12. APPENDIXES</u></b>	18

## **1. SCOPE**

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by Pacer . This document, together with the Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications .

## **2. WARRANTY**

Pacer warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). Pacer is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, Pacer is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

## **3. FEATURES**

- Small molecular organic light emitting diode.
- Color : Yellow
- Panel matrix : 128x64
- Driver IC : SSD1305
- Excellent Quick response time : 10 $\mu$ s
- Extremely thin thickness for best mechanism design : 2.01mm
- High contrast : 2000:1
- Wide viewing angle : 160°
- 8-bit 6800-series parallel interface, 8-bit 8080-series parallel interface, serial peripheral interface, I<sup>2</sup>C interface.
- Wide range of operating temperature : -40 to 70 °C
- Anti-glare polarizer.

#### **4. MECHANICAL DATA**

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	128 (W) x 64 (H)	dot
2	Dot Size	0.45 (W) x 0.45 (H)	mm <sup>2</sup>
3	Dot Pitch	0.48 (W) x 0.48 (H)	mm <sup>2</sup>
4	Aperture Rate	88	%
5	Active Area	61.41 (W) x 30.69 (H)	mm <sup>2</sup>
6	Panel Size	70.9 (W) x 41.86 (H)	mm <sup>2</sup>
7	Panel Thickness	2.01	mm
8	Module Size	70.9 (W) x 111.61 (H) x 2.01 (T)	mm <sup>3</sup>
9	Diagonal A/A size	2.7	inch
10	Module Weight	13 ± 10%	gram

## **5. MAXIMUM RATINGS**

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage ( $V_{DD}$ )	-0.3	3.5	V	$T_a = 25^\circ\text{C}$	IC maximum rating
Supply Voltage ( $V_{CC}$ )	8	16	V	$T_a = 25^\circ\text{C}$	IC maximum rating
Operating Temp.	-40	70	$^\circ\text{C}$		
Storage Temp	-40	85	$^\circ\text{C}$		
Humidity		85	%		
Life Time	40,000	-	Hrs	120 $\text{cd}/\text{m}^2$ , 50% checkerboard	Note (1)
Life Time	48,000	-	Hrs	100 $\text{cd}/\text{m}^2$ , 50% checkerboard	Note (2)
Life Time	60,000	-	Hrs	80 $\text{cd}/\text{m}^2$ , 50% checkerboard	Note (3)

Note:

(A) Under  $V_{CC} = 15\text{VDC}$ ,  $T_a = 25^\circ\text{C}$ , 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 120  $\text{cd}/\text{m}^2$  :

- Contrast setting : 0xF0H
- Frame rate : 105Hz
- Duty setting : 1/64

(2) Setting of 100  $\text{cd}/\text{m}^2$  :

- Contrast setting : 0xA7H
- Frame rate : 105Hz
- Duty setting : 1/64

(3) Setting of 80  $\text{cd}/\text{m}^2$  :

- Contrast setting : 0x60H
- Frame rate : 105Hz
- Duty setting : 1/64

## 6. ELECTRICAL CHARACTERISTICS

### 6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{CC}$	Analog power supply (for OLED panel)	-	14.5	15	15.5	V
$V_{DD}$	Digital power supply	-	2.4	2.7	3.5	V
$V_{DDIO}$	Logic Supply Voltage for MCU interface	-	1.6	-	$V_{DD}$	V
$I_{BD}$	Operating current for $V_{DD}$ $V_{DD} = 2.7V$ , $V_{CC} = 12V$ , $I_{REF} = 10\mu A$ , No panel attached, All Display ON	Contrast=FFh	-	100	300	$\mu A$
$I_{CC}$ , SLEEP $I_{DD}$ , SLEEP $I_{DDIO}$ , SLEEP	Sleep mode Current	$V_{DD} = 2.4 V \sim 3.5V$ , $V_{CC} = 7V \sim 15V$ Display OFF, No panel attached	-	-	10	$\mu A$
$I_{CC}$	Operating current for $V_{CC}$ $V_{DD} = 2.7V$ , $V_{CC} = 12V$ , $I_{REF} = 10\mu A$ , No panel attached, All Display ON	Contrast=FFh	-	550	1000	$\mu A$
$V_{IH}$	High logic input level	-	0.8* $V_{DDIO}$	-	-	V
$V_{IL}$	Low logic input level	-	0	-	0.2* $V_{DDIO}$	V
$V_{OH}$	High logic output level	$I_{OUT} = 100\mu A$ , 3.3MHz	0.9* $V_{DDIO}$	-	-	V
$V_{OL}$	Low logic output level	$I_{OUT} = 100\mu A$ , 3.3MHz	0	-	0.1* $V_{DDIO}$	V
$I_{SEG}$	Segment Output Current $V_{DD} = 2.7V$ , $V_{CC} = 12V$ , $I_{REF} = 10\mu A$ , Display on,	Contrast=FFh	294	320	346	$\mu A$
		Contrast=AFh	-	220	-	$\mu A$
		Contrast=7Fh	-	159	-	$\mu A$
		Contrast=3Fh	-	79	-	$\mu A$
		Contrast=0Fh	-	19	-	$\mu A$

## 6.2 ELECTRO-OPTICAL CHARACTERISTICS

### PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current		28	30	mA	All pixels on (1)
Standby mode current		3	5	mA	Standby mode 10% pixels on (2)
Normal mode power consumption		420	450	mW	All pixels on (1)
Standby mode power consumption		45	75	mW	Standby mode 10% pixels on (2)
Normal mode Luminance	80	100		cd/m <sup>2</sup>	Display Average
Standby mode Luminance		60		cd/m <sup>2</sup>	Display Average
CIE <sub>x</sub> (Yellow)	0.43	0.47	0.51		x, y (CIE 1931)
CIE <sub>y</sub> (Yellow)	0.45	0.49	0.53		
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

(1) Normal mode condition :

- Driving Voltage : 15VDC
- Contrast setting : 0xA7H
- Frame rate : 105Hz
- Duty setting : 1/64


(2) Standby mode condition :

- Driving Voltage : 15VDC
- Contrast setting : 0x10H
- Frame rate : 105Hz
- Duty setting : 1/64




## 7. INTERFACE

### 7.1 FUNCTION BLOCK DIAGRAM



### 7.2 PANEL LAYOUT DIAGRAM



### 7.3 PIN ASSIGNMENTS

PIN NAME	PIN NO	DESCRIPTION
VCC	1	Power supply for analog circuit.
VCOMH	2	Com Voltage Output. A capacitor should be connected between this pin and VSS.
IREF	3	Reference current input pin. A resistor should be connected between this pin and VSS.
D7	4	Data bus.
D6	5	Data bus.
D5	6	Data bus.
D4	7	Data bus.
D3	8	Data bus.
D2	9	Data bus.
D1	10	Data bus.
D0	11	Data bus.
E/RD#	12	Data read operation is initiated when it' s pull low.
R/W#	13	Data write operation is initiated when it' s pull low.
D/C#	14	Data/ Command control. Pull high for write/read display data. Pull low for write command or read status.
RES#	15	Reset signal input. When it' s low, initialization of SSD1305 is executed.
CS#	16	Chip select input.
BS2	17	Interface select pin.
BS1	18	Interface select pin.
VDD	19	Power supply for logic circuit.
NC	20	No connection.
VSS	21	Ground.
VSS	22	Ground.

## 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 132x64= 8448bits.

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

OUT	Row Address			OUT	Column Address								::	Column Address					
	Direction='1'	Direction='0'			Remap='0'	Remap='1'	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5		SEG6	SEG7	SEG128	SEG129	SEG130	SEG131
COM0	0x3Fh	0x00h	PAGE 0	D0															
COM1	0x3Eh	0x01h		D1															
COM2	0x3Dh	0x02h		D2															
COM3	0x3Ch	0x03h		D3															
COM4	0x3Bh	0x04h		D4															
COM5	0x3Ah	0x05h		D5															
COM6	0x39h	0x06h		D6															
COM7	0x38h	0x07h		D7															
COM8	0x37h	0x08h	PAGE 1	D0															
COM9	0x36h	0x09h		D1															
COM10	0x35h	0x0Ah		D2															
COM11	0x34h	0x0Bh		D3															
COM12	0x33h	0x0Ch		D4															
COM13	0x32h	0x0Dh		D5															
COM14	0x31h	0x0Eh		D6															
COM15	0x30h	0x0Fh		D7															
COM16	0x2Fh	0x10h	PAGE 2	D0															
COM17	0x2Eh	0x11h		D1															
COM18	0x2Dh	0x12h		D2															
COM19	0x2Ch	0x13h		D3															
COM20	0x2Bh	0x14h		D4															
COM21	0x2Ah	0x15h		D5															
COM22	0x29h	0x16h		D6															
COM23	0x28h	0x17h		D7															
...																			
COM48	0x0Fh	0x30h	PAGE 6	D0															
COM49	0x0Eh	0x31h		D1															
COM50	0x0Dh	0x32h		D2															
COM51	0x0Ch	0x33h		D3															
COM52	0x0Bh	0x34h		D4															
COM53	0x0Ah	0x35h		D5															
COM54	0x09h	0x36h		D6															
COM55	0x08h	0x37h		D7															
COM56	0x07h	0x38h	PAGE 7	D0															
COM57	0x06h	0x39h		D1															
COM58	0x05h	0x3Ah		D2															
COM59	0x04h	0x3Bh		D3															
COM60	0x03h	0x3Ch		D4															
COM61	0x02h	0x3Dh		D5															
COM62	0x01h	0x3Eh		D6															
COM63	0x00h	0x3Fh		D7															


## 7.5 INTERFACE TIMING CHART

### 8080-Series MCU Parallel Interface Timing Characteristics


( $V_{DD} - V_{SS} = 2.4V$  to  $3.5V$ ,  $V_{DDIO} = V_{DD}$ ,  $T_A = 25^\circ C$ )

Symbol	Parameter	Min	Typ	Max	Unit
$t_{cycle}$	Clock Cycle Time	300	-	-	ns
$t_{AS}$	Address Setup Time	10	-	-	ns
$t_{AH}$	Address Hold Time	0	-	-	ns
$t_{DSW}$	Write Data Setup Time	40	-	-	ns
$t_{DHW}$	Write Data Hold Time	7	-	-	ns
$t_{DHR}$	Read Data Hold Time	20	-	-	ns
$t_{OH}$	Output Disable Time	-	-	70	ns
$t_{ACC}$	Access Time	-	-	140	ns
$t_{PWLR}$	Read Low Time	120	-	-	ns
$t_{PWLW}$	Write Low Time	60	-	-	ns
$t_{PWHR}$	Read High Time	60	-	-	ns
$t_{PWHW}$	Write High Time	60	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_F$	Fall Time	-	-	15	ns
$t_{CS}$	Chip select setup time	0	-	-	ns
$t_{CSH}$	Chip select hold time to read signal	0	-	-	ns
$t_{CSF}$	Chip select hold time	20	-	-	ns

#### 8080-series parallel interface characteristics (Form 1)



#### 8080-series parallel interface characteristics (Form 2)




## 8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

### 8.1 POWER ON / OFF SEQUENCE


#### **Power ON sequence:**

1. Power ON  $V_{DD}$ ,  $V_{DDIO}$ .
2. After  $V_{DD}$ ,  $V_{DDIO}$  become stable, set RES# pin LOW (logic low) for at least  $3\mu s(t_1)$  and then HIGH (logic high).
3. After set RES# pin LOW (logic low), wait for at least  $3\mu s(t_2)$ . Then Power ON  $V_{CC}$ .(1)
4. After  $V_{CC}$  become stable, send command AFh for display ON. SEG/COM will be ON after  $100ms(t_{AF})$ .



#### **Power OFF sequence:**


1. Send command AEh for display OFF.
2. Power OFF  $V_{CC}$ . (1), (2)
3. Wait for  $t_{OFF}$ . Power OFF  $V_{DD}$ ,  $V_{DDIO}$ . (where Minimum  $t_{OFF}=80ms$ , Typical  $t_{OFF}=100ms$ )



#### Note:

- (1) Since an ESD protection circuit is connected between  $V_{DD}$ ,  $V_{DDIO}$  and  $V_{CC}$ ,  $V_{CC}$  becomes lower than  $V_{DD}$  whenever  $V_{DD}$ ,  $V_{DDIO}$  is ON and  $V_{CC}$  is OFF as shown in the dotted line of  $V_{CC}$  in above figures.
- (2)  $V_{CC}$  should be disabled when it is OFF.

## 8.2 APPLICATION CIRCUIT



## 8.3 COMMAND TABLE

Refer to SSD1305 IC Spec.

## **9. RELIABILITY TEST CONDITIONS**

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85 °C, 240hrs	5
2	High temp. (Operation)	70 °C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65°C, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40°C ~85 °C (-40 °C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces  Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


### **Test and measurement conditions**

1. All measurements shall not be started until the specimens attain to temperature stability.
2. All-pixels-on is used as operation test pattern.
3. The degradation of Polarizer are ignored for item 1, 4 & 5.

### **Evaluation criteria**

1. The function test is OK.
2. No observable defects.
3. Luminance: > 50% of initial value.
4. Current consumption: within  $\pm$  50% of initial value.

# 10. EXTERNAL DIMENSION





# 11. PACKING SPECIFICATION

	Revision	Date	Note
A1	2008/04/10	Packing Tray Instruction	

**1** P19301 Module P/N:9819301000 旋轉放置

**2** Packing Tray P/N:3008000204 330x270x8.7mm, t=0.7mm

**3** 5G 矽膠乾燥劑 P/N:3010000002 x4

**4** 真空包裝袋 ONY/LDPE P/N:3003000012 480x285x90mm 抽真空5秒，壓力170

**5** Antistatic Bubble Bag P/N:3003000016 440x(350~450)mm

**6** Pizza Box P/N:3001000005 345x285x88, B浪

**7** 單色 Carton P/N:3000000009 385x305x203mm

**8** Label P/N:3006000000

旋轉堆疊

以膠帶固定

封箱膠帶, W=48mm, L=910cm

Item	Part No.	Description	QTY
1	9819301000	P19301 Module Assy	216
2	3008000204	Tray 330x270x8.6mm, P.S, t=0.7mm	38
3	3000000002	5G 矽膠乾燥劑	8
4	3003000012	真空包裝袋 480x285x90mm	2
5	3003000016	Antistatic bubble bag 440x(350~450)mm	2
6	3001000005	Pizza Box 345x285x88, B浪	2
7	3000000009	單色 Carton, 385x305x203mm	1
8	3006000000	Label	3
9	3208000125	封箱膠帶, W=48mm, L=910cm	

General Tolerance		Scale	Unit	Sheet	PROJECT CODE
Length (mm)	Tolerance(mm)	1:3.5	mm	1/1	PMO19301
0 ~ 8	±0.1	Module	Spec.	Approved	PART NAME
8 ~ 25	±0.2	Valerie Lo	HC Lin	Strong Tsai	Packing Tray Instruction
25 ~ 50	±0.3	Iven Lee			PARTS NO.
		Kevan Huang			9919301000
		M.E.			REVISION
		E.E.			01
		THE People Projection			REVISION
					01

## **12. APPENDIXES**

### **APPENDIX 1: DEFINITIONS**

#### **A. DEFINITION OF CHROMATICITY COORDINATE**

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.


#### **B. DEFINITION OF CONTRAST RATIO**

The contrast ratio is defined as the following formula:

$$\text{Contrast Ratio} = \frac{\text{Luminance of all pixels on measurement}}{\text{Luminance of all pixels off measurement}}$$

#### **C. DEFINITION OF RESPONSE TIME**


The definition of turn-on response time  $T_r$  is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time  $T_f$  is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.



**Figure 2 Response time**

## D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.




**Figure 3 Viewing angle**

**APPENDIX 2: MEASUREMENT APPARATUS**


**A. LUMINANCE/COLOR COORDINATE**

PHOTO RESEARCH PR-705, MINOLTA CS-100




**B. CONTRAST / RESPONSE TIME / VIEW ANGLE**

WESTAR CORPORATION FPM-510



**C. ESD ON AIR DISCHARGE MODE**



## **APPENDIX 3: PRECAUTIONS**

### **A. RESIDUE IMAGE**

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.